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Analysis and Design of a 1.8-GHz CMOS LC
Quadrature VCO
Pietro Andreani, Member, IEEE, Andrea Bonfanti, Luca Romanò, and Carlo Samori, Member, IEEE
Abstract—This paper presents a quadrature voltage-controlled
oscillator (QVCO) based on the coupling of two LC-tank VCOs.
A simplified theoretical analysis for the oscillation frequency and
phase noise displayed by the QVCO in the 1 3 region is devel-
oped, and good agreement is found between theory and simulation
results. A prototype for the QVCO was implemented in a 0.35- m
CMOS process with three standard metal layers. The QVCO could
be tuned between 1.64 and 1.97 GHz, and showed a phase noise of
140 dBc/Hz or less across the tuning range at a 3-MHz offset fre-
quency from the carrier, for a current consumption of 25 mA from
a 2-V power supply. The equivalent phase error between I and Q
signals was at most 0.25 .
Index Terms—CMOS, phase error, phase noise, quadrature, RF,
voltage-controlled oscillator.
I. INTRODUCTION
THE AVAILABILITY of accurate quadrature signals is aprerequisite for the implementation of image-rejection
transceivers, the kind of radio architecture holding the promise
of future complete transceiver integration [1]. It is therefore
obvious that the study of quadrature generation has attracted
the interest of many researchers. At present, the most popular
method is to let the voltage-controlled oscillator (VCO),
usually in the form of an LC-tank VCO, work at double the
desired frequency, and then to obtain quadrature signals at the
desired frequency via frequency division, performed either in
the digital or in the analog domain [2]. The frequency-division
approach has the additional beneficial effect of avoiding any
pushing/pulling effect on the VCO due to a strong signal from
the power amplifier (PA) in the transmitter chain of a fully
integrated transceiver, since in this case the VCO is working at
much higher frequencies than the PA. As a drawback, however,
a higher oscillation frequency and the frequency-dividing
circuitry result in an increased power consumption level.1
Quadrature can also be obtained by feeding the differential
outputs of the VCO to a polyphase filter, usually realized as
an RC polyphase filter [4]. Also, this approach introduces a
substantial power consumption overhead, since the cascaded
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1A higher oscillation frequency may allow the use of smaller, area-saving
on-chip inductors, possibly increasing their quality factor (Q), and theQ of the
whole LC-tank, if the Q of the varactor is not too adversely affected [3].
Fig. 1. Block schematic and signal phases for a QVCO.
RC filter stages needed to generate good quadrature signals in
presence of the expected spread for resistance and capacitance
values attenuate these signals significantly and possibly must be
buffered from the preceding VCO (in order not to decrease the
quality factor of the LC-tank) and from the following mixer.2
A third way of obtaining quadrature signals is through the use
of a VCO design capable of directly delivering such signals. In
principle, a ring oscillator fulfills this requirement, but the noto-
rious high phase noise (or better, the low phase noise figure-of-
merit, FoM) of ring oscillators [6] disqualifies this choice for
most application in modern radio transceivers. A more attrac-
tive approach to direct quadrature synthesis relies on the possi-
bility of coupling two symmetric LC-tank VCOs to each other,
thereby exploiting the good phase noise performance of LC-os-
cillators [7]–[13] (provided that either good on-chip inductors
are available or off-chip inductors are allowed). As exemplified
by the block schematic in Fig. 1, the combination of a direct con-
nection and a cross (inverting) connection forces the two VCOs
to oscillate in quadrature. The first and best known implementa-
tion of this principle is the quadrature VCO (QVCO) proposed
by Rofougaran et al. [7], reproduced in Fig. 2, where coupling
between the two VCOs is enforced by transistors , placed
in parallel with the switch transistors (varactors have been
omitted for readability, and all identical components have been
named only once). We will refer to this topology as the parallel
QVCO (P-QVCO) in the following. While the P-QVCO delivers
four quadrature signals exhibiting low phase and amplitude er-
rors, it has nevertheless not been used extensively because of
the rather poor phase noise performance, despite being based
on LC-tank VCOs.3
This issue was addressed by Vancorenland and Steyaert [14]
and by van de Ven et al. [15], who proposed a modification of the
original P-QVCO, where phase shifters are introduced between
cascaded LC resonators, allowing each resonator to be optimally
driven at a zero-degree phase shift. In this way, a QVCO with
a superior phase-noise FoM was obtained [14]; however, phase
shifters introduce some complication in the design and increase
power consumption.
2Buffering can sometimes be avoided through a careful design optimization
[5].
3Recent results [12] seem to be at variance with previous experience; this
apparent contradiction will be explained in Section II.
0018-9200/02$17.00 © 2002 IEEE
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Fig. 2. Schematic view of the quadrature VCO presented in [7].
Fig. 3. Schematic view of the quadrature VCO proposed in this work.
The present paper analyzes an alternative way [16] of cross
coupling two differential VCOs to obtain a QVCO, in which the
coupling transistor is placed in series with , rather
than in parallel (Fig. 3). This choice is motivated by the con-
sideration that in the P-QVCO is responsible for a large
contribution to the overall phase noise, and connecting
in series with , in a cascode-like fashion, should greatly
reduce the noise from the cascode device. Admittedly, an os-
cillator having large signals present at every node works quite
differently than a standard cascode circuit, but SpectreRF simu-
lations show [17] that the new QVCO (to be referred to as series
QVCO, S-QVCO) indeed displays an excellent phase noise be-
havior.4
The paper is organized as follows. Section II addresses the
problem of how the performances of two different QVCOs can
be compared in an objective way. Section III presents a simpli-
fied linear circuit model for the analysis of both P-QVCO and
S-QVCO, while Section IV exploits this model for a quantitative
analysis of the phase noise performance of the QVCOs in the
region (the mechanisms for the conversion of white noise
into phase noise will not be dealt with in this paper). Despite
the limitations of the model, the results of the phase noise anal-
ysis are in good agreement with those obtained with SpectreRF
simulations. Finally, the experimental results for an S-QVCO
implemented in a standard 0.35 m CMOS process will be il-
lustrated in Section V.
4It is worth noting that there are more ways of achieving a series-like connec-
tion betweenM andM [18]. We have recently discovered that yet another
variant of the series QVCO topology has been proposed by Wu and Kao [19].
II. COMPARING P-QVCO AND S-QVCO
The issue of how the performances of two different QVCOs
can be compared in a fair and meaningful way is less trivial than
it might seem at first sight, since the two qualifying data for a
QVCO, that is, phase noise and phase error, are in general not
independent of each other. In particular, this is the case for the
P-QVCO, where both phase noise and phase error are strong
functions of , defined as the ratio of the width of tran-
sistor to the width of transistor (assuming that
both transistors have the same length)
(1)
To see how the phase error varies with , the single-sideband
(SSB) upconversion circuit [7], [16] in Fig. 4 has been used,
so that the overall phase/amplitude errors between the phases,
very difficult to measure directly in a reliable way, are translated
into the ratio of the wanted upconverted band, to the unwanted,
image band [to be referred to as image band rejection (IBR)].
In the case of the P-QVCO, simulations show that a mismatch
of 0.1% between the inductors in the two LC-tanks results in an
IBR of 70 dB for , which drops to 60 dB for
and to 49 dB for (Fig. 5). Clearly, the phase error gets
quickly larger when the coupling between the two VCOs in the
P-QVCO is weakened by decreasing . On the other hand, it is
easy to check that the phase noise, too, greatly decreases with a
decreasing . Thus, it is straightforward to improve the phase-
noise performance of the P-QVCO at the expense of its phase-
error performance. This is the case for the already mentioned
P-QVCO presented by Tiebout [12], where a very high phase-
noise FoM, the highest to date for QVCOs, was achieved by
choosing , while the original P-QVCO [7] had equal
to unity.
Since we have seen that phase noise and phase error are in
general not orthogonal (and can be traded for each other in the
P-QVCO), it is not enough to compare only the phase-noise
FoM between different QVCOs. If possible, the phase-noise
FoM should be compared when the same level of component
mismatch causes the same phase error. This is certainly possible
when comparing P-QVCO and S-QVCO, since we have seen
that the phase error in the P-QVCO can be tuned by changing
. In the case of the S-QVCO, on the contrary, the phase error
is almost independent of for all reasonable values of . This
means that, while we can choose the value for which mini-
mizes the phase noise, the phase error cannot be improved by
allowing a higher phase noise. In this case, the phase error acts
more like a design constant (dependent of course on the actual
amount of mismatch between ideally identical components),
once the QVCO architecture has been selected. In the case of
the S-QVCO, assuming again a 0.1% LC-tank mismatch, the
achievable IBR is 60 dB, that is, approximately the same IBR
displayed by the P-QVCO when (Fig. 5). If we now
compare the phase noise displayed by P-QVCO and S-QVCO
(Fig. 6; varactors were removed in these simulations, so that the
resulting phase noise is due to the oscillator topology alone),
when both QVCOs have the same IBR, center frequency, and
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Fig. 4. Block schematic of the image rejection architecture (QVCO not shown).
Fig. 5. IBR for the P-QVCO, in the presence of different values for .
power consumption, there will be no doubt that the S-QVCO
does outperform the P-QVCO.5
III. A SIMPLIFIED QVCO MODEL
Fig. 7 introduces a linear model for the P-QVCO, where
represents the transconductance of the negative-resistance
pair ( ), and the transconductance of the coupling pair
( ). Referring to this figure and also in the following, we
consider voltage and current signals to be fully differential:
the current flowing into the tank is the difference between the
currents in the two branches of the differential stage. As a
consequence, is the loss resistance of one half-tank.
5To complicate matters even further, an additional variable is the value of the
sum of the transistor widths, W  W + W . The results shown in
Fig. 6 were obtained when both P-QVCO and S-QVCO shared the same value
for W . However, W can be largely reduced for the P-QVCO, in which
case its phase noise decreases by approximately 2 dB in the 1=f region, but
increases by several decibels in the 1=f region. It should be noted that a lower
value for W allows the P-QVCO to achieve a higher maximum oscillation
frequency, compared to the S-QVCO, or, when the oscillation frequency and the
tuning range are the same for both P-QVCO and S-QVCO, the capacitance in
the tank of the P-QVCO can be made more linear by introducing an additional
metal–metal capacitor (when available) in parallel to the varactor, with the ben-
eficial effect of reducing the conversion of low-frequency noise into phase noise
due to the nonlinearities in the LC tank.
Fig. 6. Fair phase-noise comparison between P-QVCO and S-QVCO.
Fig. 7. Linear model for a QVCO.
As shown in Appendix A, the oscillation frequency re-
sults slightly displaced from the tank resonance
by an offset , whose magnitude depends on . This can
also be explained in the following, intuitive way. Referring to
in Fig. 7, the losses in tank- are balanced by a current in
phase with , , which is provided by
. The tank is now lossless, and the current from acts on
an ideal LC-parallel. This second current, , is thus in quadra-
ture with , which in turn implies that and are phase
shifted by . Fig. 8 shows the phasors of the voltage across
the tank, and of the currents entering the tank. To find the re-
lation between and , we consider the loop in Fig. 7 as
composed by two ideal tanks coupled by . The magnitude
of each ideal tank, at an offset from resonance, is approxi-
mately . Since the loop gain must be unity at the
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on March 10,2010 at 10:58:55 EST from IEEE Xplore.  Restrictions apply. 
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Fig. 8. Voltage and currents for tank-X in Fig. 7. The first current harmonic
is split into in-phase (I ) and quadrature (I ) components.
oscillation frequency, we obtain , which
yields two possible solutions for the frequency shift
(2)
The shift is negative if is inductive and positive if is capac-
itive. The sign in (2) is established by the nonlinear mechanisms
in the real oscillator and cannot be obtained from the linear
model. Simulations show that both P-QVCO and S-QVCO seem
to prefer the positive offset.
To a first approximation, the linear circuit can be used to an-
alyze a nonlinear oscillator as well. In this case, we indicate
with the effective transconductance, given by the ratio of
the component of the first current harmonic in-phase with ,
here called , to the oscillation amplitude , which results
in
(3)
Correspondingly, we define the effective coupling transconduc-
tance as
(4)
where is the quadrature component of the first current har-
monic. In summary, the oscillation amplitude is set by or,
equivalently, by , while the frequency offset is set by .
Although counterintuitive, it is possible to extend the use of
the linear model to the S-QVCO as well. In fact, it is easy to
verify that even in this case the first harmonic of the current
injected in the tank features an in-phase component that sets
the amplitude , and a quadrature term that determines the
frequency shift , so that (2)–(4) are still valid.
To estimate and in the P-QVCO, we schematize
the circuit behavior as in Fig. 9. According to this model, it
is possible to recognize four different working phases over a
period, depending on what transistors are in the ON state. During
phases 1 and 3, the tail current is shared between the
cross-coupled transistors and the coupling transistors in a way
that is best expressed with the parameter , defined as
(5)
The current levels indicated with and in Fig. 9 also depend
on , since
(6)
The picture of the current waveform is heavily simplified and
makes the evaluation of very easy, as follows:
(7)
The oscillation amplitude is therefore
(8)
while and are given by
(9)
and
(10)
respectively.
The current waveforms for the S-QVCO are very similar to
those for the P-QVCO, as shown in Fig. 10. During phases 2
and 4, the cross-coupled switches operate in the triode region
and never switch off completely. Moreover, the coupling differ-
ential stage is never completely unbalanced, given the degen-
eration provided by the switches. The bias current is therefore
shared between both branches during phases 2 and 4, while it
is injected into only one branch during phases 1 and 3. It is
not easy to express for the S-QVCO with a simple formula,
since is related to the transistor sizes in a very nonlinear way,
and circuit simulations become necessary. For the S-QVCO de-
scribed in this work, is approximately 0.3. The evaluation of
and yields of course once again (7)–(10), since the
current waveform is the same as in the P-QVCO analysis.
If we now define the coupling strength between the
two LC-tanks in a QVCO as the ratio , it is
noteworthy that the coupling strength for the S-QVCO is
, which is the same coupling
strength displayed by the P-QVCO for . Since it is
reasonable to assume that the same coupling strength, in the
presence of the same mismatch level between components,
corresponds to the same phase error, these data offer an inde-
pendent confirmation of the IBR simulation results discussed
in the previous section, which showed that the P-QVCO with
had the same IBR value as the S-QVCO (Fig. 5). Thus,
the simple QVCO model presented here, supplied with data
from transient simulations, is nevertheless capable of capturing
some of the complex behavior of the QVCOs.
IV. NOISE UP-CONVERSION
In this section, the mechanisms of 1/ noise up-conversion
into phase noise are analyzed for the two QVCOs. A peculiarity
for both QVCOs is the dependence of their output frequency
on , as evident from (2). This makes very sensitive
to any fluctuation induced in ; in particular, noise can
slowly modulate the average value of , and thus be up-con-
verted into close-in phase noise. According to (10), in both
circuits is independent of the tail current and, therefore,
also from its noise. The noise sources left are thus the
ones in the switch transistors and in the coupling transistors.
We first refer to the P-QVCO, representing the noise of a
transistor with a current generator between its drain and source.
Looking at Fig. 9, we notice that during phases 2 and 4 the
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on March 10,2010 at 10:58:55 EST from IEEE Xplore.  Restrictions apply. 
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Fig. 9. A highly simplified picture for the differential current waveforms flowing into one LC-tank of the P-QVCO.
Fig. 10. A highly simplified picture for the differential current waveforms flowing into one LC-tank of the S-QVCO.
transistors are degenerated and their noise is rejected, while the
noise finds a path to the tank during phases 1 and 3.
Fig. 11 depicts a half-oscillator during phase 3, where
and represent the noise currents. Following [20], we
consider the effect of these noise generators as producing a
slowly varying current offset that affects the current level ,
as shown in Fig. 12. This is equivalent to adding a square
wave, with amplitude , to the current injected into the tank.
The frequency of this square wave is , therefore both
and are changed. This in turn changes both
and in the half-oscillator in Fig. 11, therefore changing the
coupling exerted by on the second half-oscillator. In this
way, the noise slowly modulates the average in the
loop, and with it.
Fig. 11. Noise sources during phase 3 for the circuit in Fig. 9 (P-QVCO).
In the S-QVCO, the cross-coupled switches operate in the
triode region for most of the oscillation period, and their
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on March 10,2010 at 10:58:55 EST from IEEE Xplore.  Restrictions apply. 
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Fig. 12. Effect of the 1=f noise generators in Fig. 11 (P-QVCO).
Fig. 13. Noise current from one coupling transistor in the S-QVCO. The noise
current flows into the tank during phases 2 and 4.
noise is lower than the one for the coupling pair6 [21]. As a
first-order approximation, we neglect the noise from the
switches, focusing instead on the effect of the noise from a
single coupling transistor. It is enough to consider phases 2 and
4, as shown in Fig. 13, since such a noise is negligible under
phases 1 and 3 (Fig. 10).
From Fig. 13 we see that the noise again modifies both
and , but its effect is reduced compared to the P-QVCO
case, for two reasons. First, the degeneration provided by the
cascoded structure reduces the noise current that can reach the
tank, thus decreasing the modulation of and . Second, and
more importantly, the variation on induced by the noise gen-
erator is, to the first order, equal in magnitude and sign to the
variation induced on . Of course, this is again an approxima-
tion, being strictly true only if the switches are working in the
triode region for the whole oscillation period, and if their com-
bined effect can be modeled as a constant, large resistance
across phase 2 and phase 4 (Fig. 13). Under these conditions,
the transistor noise injected into the tank is the same in the two
phases. In fact, the current noise power spectral density is
proportional to [22], while the noise transfer into the tank
is given by . The product of the
two terms is therefore independent of the current in the coupling
transistor.
As shown in Fig. 14, a square current signal due to the slow
varying noise is added to the ideal current waveform. Unlike
the P-QVCO case, however, the frequency of this waveform is
6In reality, each switch visits the saturation region for a short time interval.
Referring to Fig. 10, the switch on the left is pushed into saturation during a
narrow time window at the center of phase 2 (phase 4 for the switch on the
right). For most of phase 2, and for the rest of the oscillation period, the switch
is in the triode region.
Fig. 14. Effect of the 1=f noise generator in Fig. 13 (S-QVCO).
and does not alter the first harmonic of the tank current,
neither nor . The contribution of this noise to the
output phase noise is therefore zero.
Obviously, in the real circuits, the previous approximations
will work only to a limited extent. In particular, as mentioned in
footnote 6, the switches are pushed into saturation for a time in-
terval both in phases 2 and 4. The condition depicted in Fig. 14
thus represents a limit case, the best in terms of noise perfor-
mance. On the other hand, if the switch was working in satura-
tion during the whole phase 2, the transistor noise would reach
the tank only under phase 4, a case analogous to the one sketched
in Fig. 12. For the noise behavior of the real S-QVCO, we still
expect a (strongly) reduced level of close-in phase noise, com-
pared to the close-in phase noise for the P-QVCO.
The previous analysis can be validated by comparing its re-
sults with those obtained through SpectreRF simulations. For
the P-QVCO, it is convenient to define the sensitivity of
against fluctuations in . In Appendix B, the following
expression for is derived:
(11)
The variation of due to the current (Fig. 11) is
(12)
where the factor 2 is due to the currents being considered as
fully differential, and where we have used the short-channel
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– MOS equation for simplicity (the result is largely inde-
pendent of this choice). The variation of due to is found
in an analogous way as
(13)
These two contributions for will be added in power.
From , the phase noise at a fre-
quency offset can now be calculated with the formula for
narrow-band FM, yielding
(14)
where is the noise spectral density at low frequencies, su-
perimposed onto . As evident from Fig. 9, during phase 1 the
current level is slowly modulated by the noise of the other
two transistors, and we obtain (see again Appendix B)
(15)
Thus, the noise on and the noise on add in power.
The numerical results yielded by this analysis for the
P-QVCO are plotted (solid line) in Fig. 15. The close-in noise
rises with the coupling strength, as expected from (11)–(14).
These results can be compared with those from SpectreRF
simulations (dashed line), for the same noise level in the
devices. The two curves have the same shape, which indicates
that the up-conversion mechanism is the one discussed in this
work. The maximum difference between the curves is approxi-
mately 4 dB and is due to the fact that the current waveform is
in reality hardly the square wave represented in Fig. 9.
The noise simulation for the S-QVCO was carried out for
, which is nearly a design constant
(see the discussion in Section II). The close-in 1/ noise has a
nonzero value, because the noise perturbations on and due
to a single noise source are not perfectly identical, as was instead
assumed in Fig. 14. Switch transistors and coupling transistors
contribute approximately the same amount of noise.7 The
simulated noise difference between P-QVCO and S-QVCO
is approximately 9 dB.
V. MEASUREMENT RESULTS
The S-QVCO has been fabricated [16] in a standard 0.35- m
CMOS process with three metal layers of thickness less than 1
m each. A die photograph is shown in Fig. 16. PMOS devices
working in the accumulation and depletion regions have been
used as varactors [23]–[25]. It must be recognized that the layout
is clearly suboptimal, since the very long interconnections be-
tween the two coils introduce a significant amount of parasitic
capacitance and, especially harmful, parasitic resistance. As a
result, the estimated Q for each LC tank is approximately six at
the frequencies of interest, while it was eight when the same tank
was used in a single (nonquadrature) VCO [26]. As explained in
Section II, we were allowed to assign the value which mini-
7Switch transistors contribute a substantial amount of upconverted 1=f noise,
despite the mentioned fact that the intrinsic 1=f noise for a transistor working in
the triode region is lower than in the saturation region, because of two second-
order effects: the switch transistors do not always remain in the linear region (see
footnote 6), and the conversion of 1=f noise into phase noise for the switch tran-
sistors is strongly affected by the variations in their channel resistances across
phases 2 and 4.
Fig. 15. Phase noise for the P-QVCO at a 1-kHz offset from the carrier, as a
function of the coupling strength, obtained with SpectreRF simulations (dashed
line), and with the theory developed in this work (solid line). The simulated
phase noise difference between P-QVCO and S-QVCO is 9 dB.
Fig. 16. Die photograph of the S-QVCO (chip dimensions: 1.4 mm  0.9
mm).
mized phase noise, since the phase error was almost independent
of . As the phase noise varies but weakly around its minimum
value, this optimization is very robust. For the present design, a
value of five was chosen for . Table I shows dimensions and
values for the various components in the S-QVCO and in the
mixer used in the SSB upconverter.
A. Phase Noise
All measurements have been performed with a 2-V power
supply, for a current consumption of 25 mA in the core circuit.
The S-QVCO could be tuned between 1.64 and 1.97 GHz, re-
sulting in a tuning range in excess of 18%. As shown in Fig. 17,
the phase noise at a 3-MHz offset from the carrier is 140
dBc/Hz or less across the tuning range; Fig. 18 shows a plot of
the phase noise for a carrier frequency of 1.82 GHz (the roll-off
at offset frequencies higher than 5 MHz is an artifact of the
Europtest phase noise measurement system). The phase-noise
FoM for the S-QVCO is calculated according to the commonly
adopted expression [27]
FoM (16)
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where is the oscillation frequency, is the offset frequency,
and is the power consumption in milliwatts. Using the data in
Fig. 17, the FoM ranges between 178 and 182 dB across the
tuning range.
The noise filter technique described in [28] has been used in
a second design of the same basic S-QVCO, since according to
simulations this should afford a phase noise reduction between 2
and 3 dB across the tuning range. However, the parasitic capac-
itances extracted from the layout were severely underestimated,
and the tuning range of the S-QVCO was in reality shifted down
in frequency by approximately 200 MHz. Under such circum-
stances, the noise filter had in fact an adverse influence on the
phase noise at lower oscillation frequencies (a fact well cap-
tured by post-measurement simulations). Further, the inductive
degeneration of the tail transistors [29], [30], [26] leads in this
case to very modest improvements (a 1-dB phase noise reduc-
tion at most across the tuning range), possibly due to the higher
noise generated in the core circuit. As stated in [17], however,
both the noise filter and the inductive degeneration technique
should contribute an important phase noise reduction for higher
LC-tank Q values.
1) Comparison With Other QVCOs: The minimum phase-
noise FoM for the S-QVCO (which is, contrary to common prac-
tice, the truly relevant phase-noise data for a VCO) is approxi-
mately 3.5 dB lower than that for the QVCO in [14], which was
built in a much more advanced CMOS process.8 As a second
phase-noise comparison, the already cited P-QVCO in [12] dis-
plays a minimum FoM 7 dB higher than the minimum FoM for
the S-QVCO; however, this very good phase-noise behavior is
at least partially obtained at the expense of the phase error, as
explained in Section II (the phase error reported in [12] is indeed
very large, but was obtained through unreliable, direct off-chip
measurements).
B. Phase Error
The IBR was measured with the same SSB upconverter used
for the IBR simulations (Fig. 4). This circuit was implemented
in yet another design, in order not to load the S-QVCO with both
output buffers, needed to measure the phase noise, and mixers;
this third S-QVCO oscillates at somewhat lower frequencies
than the other two. The baseband (BB) quadrature signals are
generated by an on-chip four-stage RC polyphase filter, while
the S-QVCO outputs are directly fed to the gates of the tran-
sistors in the mixers. The measured deviation from quadrature
derives of course from mismatches not only in the S-QVCO, but
in the polyphase filter and mixers as well (a study of the impact
of the passive mixer nonidealities on the IBR has been presented
in [31]). The measured IBR is always equal or higher than 52 dB
across the tuning range and for all seven tested samples. As an
example, the IBR for one sample at a 1.75-GHz oscillation fre-
quency is 56 dB (Fig. 19); the IBR as a function of the oscillation
frequency for the same sample is shown in Fig. 20. Assuming
that the IBR is entirely caused by a deviation from quadrature of
8This comparison is based on the usual definition of phase noise and not on the
“quadrature” phase noise defined in [14], which, according to [14], would lead
to a 6-dB higher FoM. According to our experience with SpectreRF simulations,
the phase noise is almost independent of whether it is measured single-ended,
differentially, or between quadrature phases.
TABLE I
DIMENSIONS AND VALUES OF THE S-QVCO AND MIXER COMPONENTS
Fig. 17. Phase noise of the S-QVCO at a 3-MHz offset frequency, as a function
of the oscillation frequency.
Fig. 18. Phase noise of the S-QVCO at a 1.82-GHz oscillation frequency.
the S-QVCO outputs, an IBR of 52 dB is equivalent to a phase
error of approximately 0.25 .
VI. CONCLUSION
This paper has presented a new design for a quadra-
ture CMOS VCO, called the S-QVCO, which relies on the
well-known technique of locking two independent LC VCOs to
each other, but where the transistors coupling the two VCOs are
placed in series with the cross-coupled switches implementing
the negative resistances, rather then in parallel, as usual in
the best known realization of a QVCO, here referred to as the
P-QVCO. A simplified linear model has been developed which
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Fig. 19. Upconverted baseband signals and LO leakage at 1.75 GHz carrier
frequency (IBR = 56 dB).
Fig. 20. IBR as a function of the oscillation frequency.
applies to both S-QVCO and P-QVCO, and the model has been
used to derive the oscillation frequency of the QVCOs, and the
influence of the various noise sources on the generation of
phase noise in the region. This analysis provides quanti-
tative results which agree well with the outcome of phase noise
simulations performed with SpectreRF, indicating the superior
performances of the S-QVCO compared to the P-QVCO. The
measurement results for a prototype of the S-QVCO fabricated
in a standard 0.35- m CMOS process show an oscillation
frequency of 1.8 GHz, a tuning range of 18%, a phase noise of
140 dBc/Hz or less at a 3-MHz offset frequency across the
tuning range, and an equivalent phase error of at most 0.25 ,
for a current consumption of 25 mA from a 2-V power supply.
APPENDIX A
In this appendix, we find the possible oscillation frequencies
for the linearized QVCO circuit in Fig. 7. The loop gain is easily
calculated as
LC
(17)
According to Barkausen’s criteria, the circuit oscillates when
the condition is satisfied; further, there are two
possible oscillation frequencies and , both differing from
the natural tank resonance frequency LC:
(18)
These equations can be simplified noting that
(19)
(20)
and assuming that . Using (20), we can approximate
the inner square root in (18) as . According to (20),
this term is much larger than , which can be neglected.
Finally, using (19) and the approximation ,
valid for , we arrive at
(21)
which is the same as (2).
APPENDIX B
Equations (11) and (15) are derived in this appendix.
In the following, we call the half-P-QVCO affected by
noise sources (Fig. 11) and the other half. The low-frequency
noise on slowly modulates the quadrature current in , thus
effectively modifying the coupling transconductance
from to . Equation (10) yields
(22)
Further, the same noise also varies the in-phase current in ,
which modulates , which changes the effective coupling
transconductance from to . Using (10) again,
we obtain
(23)
To estimate the effect on the frequency, we note that the term
appears squared in (17) and (18) . It is therefore reasonable
to define in the expression of the loop gain as follows:
(24)
and therefore
(25)
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Using (25), the sensitivity of the oscillation frequency with
respect to variations in can be written as
(26)
Simple but tedious manipulations of (2), (6)–(10), and (26)
yield eventually
(27)
which is the expression for given in (11).
Finally, the analysis above can be repeated unaltered when
considering the effects of the noise on , the only difference
being the signs of and in (7) and (9). It is therefore straight-
forward to derive (15), repeated here:
(28)
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